

# Intelligent Manager Smart PMU/GPIO

#### **FEATURES**

- SMBus 1.0 Compliant
- Support Pentium class and x86-based designs
- PMU, GPIO, and Alternative PMU modes
- WAKE output and Suspend Status input operates synchronously with PMU in notebook chipsets
- LOW power-saving Suspend mode
- Hardware Debounced Wakeup/Suspend input as pushbutton
- 4 Power Control programmable outputs with builtin Power Sequencing at 10 ms to 1 second programmable intervals
- Optional Wakeup-Disable inputs
- Optional Power-On inputs
- 8 programmable interrupt inputs for SMIEVENT or SMBALERT#
- 8 Suspend/Wakeup edge-triggered programmable inputs
- 20 possible programmable edge-sensitive General Purpose Inputs/Outputs
- 8 Auto LED Flash(ALF) programmable outputs with 10% or 50% duty cycles
- LOW power hardware driven speaker alarm output
- Up to 6 programmable unique addresses for device cascade
- 8 power-on modularized hardware ID programmable inputs
- 32KHz operating frequency
- 5 V tolerant inputs
- Supports both 3.3 V and 5 V operating environments
- Software programming kit available

#### ORDERING INFORMATION

**OZ990S** - 28 SSOP


#### GENERAL DESCRIPTION

O<sub>2</sub>Micro's OZ990 Smart PMU/GPIO (Power Management Unit/General Purpose Input Output) unit allows the **implementation of Green PC Desktop Chipsets** in notebook designs at considerably lower cost than conventional methods while closing the technology gap between desktop and notebook computers by offering an extensive number of powerful power management and general purpose I/O features. With the OZ990 stand-alone PMU capability, the ability to provide the **One-Shot Design for PMU/BIOS** practically eliminates the need to redesign PMUs to match the ever-changing core logic chipsets. The OZ990 provides the perfect solution for leading notebook vendors to stay ahead of the competition.

The OZ990 is an SMBus 1.0 compliant device with 4 Power Control and 16 Programmable General Purpose I/Os pins flexible for a variety of functions such Power Control with sequencing, programmable inputs/outputs, SMB/SMI interrupt service. power-saving, Suspend/Wakeup, modularized hardware ID, and Auto LED Flash (ALF) status display. Other features include hardware-driven speaker alarm output and Suspend/Wakeup button.

As a Pentium class and x86-based system compatible device, the OZ990 is a highly cost-effective and practical solution for today's notebook and palmtop computers, pen-based data systems, personal digital assistants, and portable data-collection terminals.

### **PIN ASSIGNMENT**



### **PIN CONFIGURATION**

Name	Pin No.	Type	Input	Drive	Definition				
SMBCLK	1	İ	TTL	-	SMBus Clock Input				
	SMBus Clock Input for SMBus protocol communication.								
SMBDATA	2	I/O	TTL	12mA	SMBus Data Input/Output				
	SMBus Data Input/Output for SMBus protocol communication.								
PWRGD			Host System Power Good						
	This pin indicates that the host system's power, including the Core Logic chipsets, is stable. Before the host								
	system's power is stable, this input pin will tri-state all the output pins from OZ990 with the exception of th Power Control pins. The state of the PWRGD pin determines whether the OZ990 is in PMU or Alternat								
					and pin PWRGD=0, the OZ990 is in PMU mode.				
		E=1 and pin l		OZ990 is in Alt	ernate PMU mode.				
MODE	4	<u>                                     </u>	TTL	-	OZ990 Mode Input				
					s available), PMU(with 16 GPIOs available), and				
	Alternate PMU(with 16 GPIOs available). To use the OZ990 as a PMU, tie MODE pin to VDD and set								
					to VDD and set PWRGD HIGH. For GPIO-only				
DC[2-0]/	mode, tie MODE pin LOW. Refer to MODE description for more details.								
PC[3:0]/ GPIO[19:16]	[8:5]	I/O	TTL	4mA	Power Control Outputs / General Purpose I/Os				
GF10[19.10]	Pine PC[3:0]/C	DIO[10:16] co	n housed as Bo	wor Control ou					
	Pins PC[3:0]/GPIO[19:16] can be used as Power Control outputs for cold start, reset, Suspend, and Wakeup or as regular GPIOs. Upon power up, if the OZ990 is in PMU mode, PC[3:0] will default to 0, with OZ990 initially in Suspend mode. By default, on a falling edge-triggered SRBTN#/GPIO[15] (with Wakeup function), PC[3:0] will be set to 1 to power on the system. On a subsequent trigger of GPIO[15:8]'s Suspend and								
					C_WAKE[3:0] in register 0Bh will be copied onto				
	the PC[3:0] output pins. Additionally, the OZ990 provides a power sequencing feature that allows up to 8								
	different programmable values of staggering time for the PC[3:0] outputs. PC[3:0] are also programmable								
	•		ns but with bits I	PCI[3:0] in regi	ster 0Bh as input data and PCO[3:0] in register				
	0Ch as output data values.								
GPIO[0]/	9	I/O	TTL	4mA	General Purpose I/O /				
SMIEVENT		1	<u> </u>	<u> </u>	SMIEVENT				
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. Pin GPIO[0] has SMIEVENT output as an alternate function. GPIO[0] defaults as outputs in PMU mode, and as input in Alternate PMU and GPIO modes. It is also programmable to function as either GPI[0] input, GPO[0]output ALE[0] output. PWPON input. WAKE DIS input, or ID[0] input(in Alternate PMU and GPIO modes). When								
	ALF[0] output, PWRON input, WAKE_DIS input, or ID[0] input(in Alternate PMU and GPIO modes). Whe implementing as ID[0] input, GPIO[0]/SMIEVENT pin is internally latched from external pull-ups or pul downs, when RESETN is LOW. The values will be stored permanently in the ID Register an GPIO[0]/SMIEVENT pin can then be reconfigured as an output. Refer to GPIO Config.1&2 Registers for								
	more details and GPIO Config. Tables for input/output selections.								

Name	Pin No.	Туре	Input	Drive	Definition				
GPIO[1]/	10	I/O	TTL	4mA	General Purpose I/O /				
WAKE	WAKE  Fully programmable CDIO that can be used for a variety of addicated as procific functions. Din CDIO(4) has								
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin GPIO[1] has WAKE output as an alternate function. GPIO[1] pin defaults as WAKE output in PMU mode, and as input in								
	Alternate PMU and GPIO modes. It is also programmable to function as GPI[1] input, GPO[1]output, ALF[1]								
					n implementing as ID[1] input, GPIO[1]/WAKE				
					, when RESETN is LOW. The values will be				
					can then be reconfigured as an output. Refer fig. Tables for input/output selections.				
GPIO[2]/	11	I/O	TTL	4mA	General Purpose I/O /				
SMBALERT#					SMBALERT#				
					dedicated or specific functions. Pin GPIO[2]				
					d as an alternate function, can generate the equest signal to the SMBus Host which can be				
					PIO[2]/SMBALERT# is also programmable to				
					PWRON input, WAKE_DIS input, or ID[2] input.				
					is internally latched from external pull-ups or				
	pull-downs, when RESETN is LOW. The latched values will be stored permanently in the ID Register and								
	GPIO[2] pin can then be reconfigured as an output. Refer to GPIO Config.1&2 Registers for more details and GPIO Config. Tables for I/O selections.								
GPIO[4:3]	[13:12]	I/O	TTL	4mA	General Purpose I/Os				
					dedicated or specific functions. Pins GPIO[4:3]				
					unction as GPI[4:3] inputs, GPO[4:3] outputs,				
	ALF[4:3] outputs, PWRON inputs, WAKE_DIS inputs, or ID[4:3] inputs. When implemented as ID[4:3] inputs, GPIO[4:3] pipe are internally latched from external pull ups or pull downs, when PESETN is LOW. The								
	GPIO[4:3] pins are internally latched from external pull-ups or pull-downs, when RESETN is LOW. The values will be stored permanently in the ID Register. GPIO[4:3] pins can then be reconfigured as outputs.								
					O Config. Tables for input/output selections.				
SMBIDSEL	[17:15]	I/O-U	TTL	4mA	SMBus ID Selects/				
[2:0]/ GPO[7:5]	General Purpose Outputs								
0. 0[1.0]	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin SMBIDSEL[2:0]/GPO[7:5] defaults as an input in all modes. Upon power on, when RESETN is LOW, these								
					is used for the OZ990. It is also programmable				
	to function as eithe		ALF[7:5] outpu	ts.					
GPIO[14:8]	[24:18]	1/0	TTL	4mA	General Purpose I/Os				
					edicated or specific functions. Pins GPIO[14:8] programmable to generate SMI/SMB interrupts				
					or to resume Wakeup mode from Suspend				
					ole to function as GPI[14:8] inputs, GPO[14:8]				
				. Refer to GP	IO Config.1&2 Registers for more details and				
SRBTN#/	GPIO Config. Table	I/O	TTL	4mA	Suspend/Resume Button /				
GPIO[15]	23	1/0	112	4111/4	General Purpose I/O				
	Fully programmable	e GPIO that c	an be used for a	a variety of dec	licated or specific functions. In PMU mode, this				
					p" function triggered on the falling edge to turn				
					shbutton to toggle between Suspend/Wakeup defaults as input. This pin is programmable to				
	generate an SMB/S	SMI interrupt	and WAKE sig	nal(pin GPIO[	1]), to enter Suspend mode, resume Wakeup				
	mode from Suspen	d (with/withou	ut interrupt gene	ration). This p	in is also programmable to function as GPI[15]				
					Refer to GPIO Config.1&2 Registers for more				
RESETN	details and GPIO C	onfig. Lables	TTL	selections.	Reset				
RESETIN	26 OZ990 hardware	reset. RFSF		') resets all r	registers to their default values. This pin is				
	connected to the R				-g.::::: to a.o doladi. valudo. 11110 piii 10				
32KHz	27	1	TTL	-	32KHz Clock Input				
	32KHz Clock Input.								
GND	14	GND	-	-	Ground				
VCC	Ground. 28	PWR			3.3V/5V Power Supply				
***	3.3V or 5V Power S		-	-	3.34/34 Fower Suppry				
	0.0 V 01 0 V 1 0 WEI C	ларріў.							

## **GPIO PINS ALTERNATE USAGE**

I IO I INO ALI	LINIAIL OUR			
Name		Default Usage		Alternate Usage
	PMU Mode	Alt PMU mode	GPIO mode	
	MODE=1	MODE=1	MODE=0	
	PWRGD=0	PWRGD=1		
PC[0] / GPIO[16]	PCO[0]	PCO[0]	GPI[16]	GPI[16], GPO[16]
PC[1] / GPIO[17]	PCO[1]	PCO[1]	GPI[17]	GPI[17], GPO[17]
PC[2] / GPIO[18]	PCO[2]	PCO[2]	GPI[18]	GPI[18], GPO[18]
PC[3] / GPIO[19]	PCO[3]	PCO[3]	GPI[19]	GPI[19], GPO[19]
GPIO[0]/SMIEVENT	GPO[0] (SMIEVENT)	GPI[0]	GPI[0]	GPI[0], GPO[0]
				ALF[0]
				ID[0]
				DIS_WAKE
				PWRON
GPIO[1]/WAKE	GPO[1] (WAKE)	GPI[1]	GPI[1]	
GPIO[1]/WAKE	GPO[1] (WAKE)	GPI[1]	GPI[I]	GPI[1], GPO[1]
				ALF[1]
				ID[1]
				DIS_WAKE
				PWRON
GPIO[2]/SMBALERT#	GPI[2]	GPI[2]	GPI[2]	SMBALERT#
	0[-]	·[-]		GPO[2]
				ALF[2]
				ID[2]
				DIS_WAKE
				PWRON
GPIO[3]	GPI[3]	GPI[3]	GPI[3]	GPO[3]
				ALF[3]
				ID[3]
				DIS_WAKE
				PWRON
0010141	ODITAL	ODICAL	ODICAL	_
GPIO[4]	GPI[4]	GPI[4]	GPI[4]	GPO[4]
				ALF[4]
				ID[4]
				DIS_WAKE
				PWRON
SMBIDSEL[0]/GPO[5]	GPI[5]	GPI[5]	GPI[5]	GPO[5]
ONDIDUCE E[O]/OF O[O]	01 1[0]	Or i[O]	Or I[O]	ALF[5]
CMDIDCEL (41/CDOIC)	CDIICI	CDIIC1	CDIICI	
SMBIDSEL[1]/GPO[6]	GPI[6]	GPI[6]	GPI[6]	GPO[6]
				ALF[6]
SMBIDSEL[2]/GPO[7]	GPI[7]	GPI[7]	GPI[7]	GPO[7]
				ALF[7]
GPIO[8]	GPI[8]	GPI[8]	GPI[8]	GPO[8]
	- 1-1		- 1-1	DIS_WAKE
				PWRON
GPIO[9]	GPI[9]	GPI[9]	GPI[9]	
GFIO[9]	GFI[9]	GFI[9]	GFI[9]	GPO[9]
				DIS_WAKE
				PWRON
GPIO[10]	GPI[10]	GPI[10]	GPI[10]	GPO[10]
				DIS_WAKE
1				PWRON
GPIO[11]	GPI[11]	GPI[11]	GPI[11]	GPO[11]
	<u> </u>	<u> </u>	J. 1[.1]	DIS_WAKE
07101101	ODITION.	0.0011101	0.000	PWRON
GPIO[12]	GPI[12]	GPI[12]	GPI[12]	GPO[12]
				DIS_WAKE
				PWRON
GPIO[13]	GPI[13]	GPI[13]	GPI[13]	GPO[13]
	[]	[. •]	3[]	DIS_WAKE
				PWRON
CDIOM 43	CDII441	CDII4 43	ODII4 43	
GPIO[14]	GPI[14]	GPI[14]	GPI[14]	GPO[14]
				DIS_WAKE
				PWRON
SRBTN#/GPIO[15]	GPI[15] (has 'Wake-	GPI[15]	GPI[15]	GPO[15]
	up' function)	,	'-'	DIS_WAKE
				PWRON
	1	l	1	I WINOIN

Note: GPI[15:8] are SMI/SMB interruptible.

### **OZ990 PACKAGE INFORMATION**

